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Abstract – Non-volatile resistive switching devices are considered as prime candidates for next-generation memory applications 
operating at room temperature and above, such as resistive random-access memories (RRAM) or brain-inspired in-memory computing. 
However, their operability in cryogenic conditions remains to be mastered to adopt these devices as building blocks enabling large-scale 
quantum technologies via quantum-classical electronics co-integration. This study demonstrates multilevel switching at 1.5 K of 
Al2O3/TiO2-x resistive memory devices fabricated with CMOS-compatible processes and materials. The I-V characteristics exhibit a 
negative differential resistance (NDR) effect due to a Joule-heating-induced metal-insulator transition of the Ti4O7 conductive filament. 
Carrier transport analysis of all multilevel switching I-V curves show that while the insulating regime follows the space charge limited 
current (SCLC) model for all resistance states, the conduction in the metallic regime is dominated by SCLC and trap-assisted tunneling 
(TAT) for low- and high-resistance states respectively. A non-monotonic conductance evolution is observed in the insulating regime, as 
opposed to the continuous and gradual conductance increase and decrease obtained in the metallic regime during the multilevel SET and 
RESET operations. Cryogenic transport analysis coupled to an analytical model accounting for the metal-insulator-transition-induced 
NDR effects and the resistance states of the device provide new insights on the conductive filament evolution dynamics and resistive 
switching mechanisms. Our findings suggest that the non-monotonic conductance evolution in the insulating regime is due to the 
combined effects of longitudinal and radial variations of the Ti4O7 conductive filament during the switching. This behavior results from 
the interplay between temperature- and field-dependent geometrical and physical characteristics of the filament. 
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The ever-increasing improvement of nanofabrication 
processes has led to promising demonstration of high-quality 
solid-state quantum devices functioning at sub-Kelvin 
temperatures [1,2]. Efforts are currently focused towards the 
development of silicon-based quantum systems that could be 
operated above 1 K [3,4]. These works pave the way to truly 
scalable quantum bit architectures leveraging mature CMOS 
technologies [5]. However, current classical electronic tools 
and rack-scale instruments used to control few-qubit systems 
from outside the cryostat cause major scalability, automation 
and performance issues hindering the fabrication of full-scale 
quantum computers. Overcoming these roadblocks therefore 
requires fully integrated cryogenic quantum-classical 
interfaces able to control qubits from inside refrigerators. 
Such interface would be composed of CMOS-based digital 
and analog electronics, enabling mixed-signal control 
systems [6–10]. In that scope, non-volatile cryogenic 
memory technologies hold a key role to store data related to 
qubit states and error correction algorithms. While standard 
DRAM-based cryogenic systems have been investigated at 
77 K [11,12], emergent nanoscale resistive memory devices 
with better scalability could play a key role to enable large-
scale quantum systems. 
Resistive random-access memory (RRAM) based on 
crossbar arrays of non-volatile resistive memories are 
considered as prime candidates for next generation high-
density data storage applications [13,14]. Device quasi-static 
and dynamic non-linearity, multi-bit programing precision 
and variability are all examples of challenges preventing 
large-scale adoption of RRAM technology [15]. 
Additionally, cryogenic applications such as quantum-
classical interfaces require low electrical noise and power 
dissipation. Fundamental investigations have to be conducted 
on resistive memories in cryogenic conditions to both 
demonstrate reversible, non-volatile and multilevel resistive 
switching and to better understand the conductive filament 
geometry evolution during switching. Studies on 
temperature-dependant behavior and conduction mechanisms 
of devices based on transition metal oxides have been 
reported for temperatures down to 4 K [16–24]. In addition, 
we previously reported successful binary resistive switching 
of Al2O3/TiO2-x devices at 1.5 K [25]. At that temperature, 
TiO2-based memories exhibits negative differential resistance 
(NDR) effects related to a Joule-heating-induced metal-
insulator transition (MIT) of the Ti4O7 conductive filament 
(CF)  [19,20]. The resulting highly non-linear current-voltage 
characteristics could be leveraged for the implementation of 
selector-free multibit memory crossbar arrays [26]. It is 
however necessary to better understand the behavior of TiO2-
based resistive memories in cryogenic conditions, 
specifically for multilevel switching.  
In this work, we report and investigate multilevel resistive 
switching of TiN/Al2O3/TiO2-x/Ti/TiN memory devices 
conducted at 1.5 K. Full switching cycles are first performed 
between 300 and 1.5 K, revealing MIT-induced NDR effects 
below 110 K. Analysis of the current-voltage (I-V) curves are 
then conducted for the multilevel SET and RESET processes, 
showing that space-charge limited current (SCLC) and trap-
assisted tunneling (TAT) are dominant for specific field 
ranges and resistance states. While the conductance 
programming of the device is continuous and gradual in the 
metallic regime (MR), the insulating regime (IR) is 
characterized by a non-monotonic conductance evolution. 
This behavior is further investigated thanks to an analytical 
model accounting for transport mechanisms, resistance states 
and NDR effects, all based on a two-phase switching-
dependent variable geometry cylindrical CF. 
The studied devices are resistive memory crosspoints with 
a symmetrical 2 µm wide TiN electrode architecture and a 
switching stack made of Al2O3/TiO2-x. The fabrication 
process was conducted on thermally oxidized 1×1 cm² silicon 
substrates. All lithography steps were done using contact UV 
lithography. The 80 nm thick TiN bottom electrodes (BE) 
were fabricated with a CMOS-compatible damascene process 
involving UV lithography, plasma etching of SiO2, TiN 
sputter deposition and chemical-mechanical planarization 
(CMP). The switching stack composed of a 1.4 nm thick layer 
of Al2O3 and a 30 nm thick layer of non-stoichiometric TiO2-x 
was then deposited by atomic layer deposition (ALD) and 
sputtering respectively. Finally, the 20 nm thick TiN and 200 
nm Al top electrodes (TE) were fabricated. Figure 1(a) shows 
a schematic cross-section detailing the thicknesses of all 
materials. 
Electrical characterizations were conducted from 300 to 
1.5 K with an Agilent E5270B parametric measurement in a 
Janis variable temperature insert (VTI) cryostat. For all 
measurements, the BEs were grounded and the signals were 
applied to the TEs. Prior to any resistive switching, a current-
controlled forming process was conducted with a compliance 
of Ic = 500 µA. The average resistance of the BEs and TEs 
were measured at each temperature, allowing the calculation 
of the voltage Vmem across the switching region by subtracting 
to the applied voltage Vapplied the drop of voltage resulting 
from access resistances. 
Figure 1(b) shows binary resistive switching operations 
performed at 300 and 1.5 K, with the current plotted against 
Vmem data. The I-V characteristics at 300 K are typical of 
TiO2-based devices with gradual SET/RESET processes [27]. 
The highly nonlinear curves and NDR effects observable at 
1.5 K are caused by the Joule-heating-induced MIT of the 
Magnéli phase Ti4O7 inside the CF [19,25], known to occur 
in the temperature range of 120-155 K [28,29]. The 
temperature-dependent I-V curves of a device in low-
resistance state (LRS) depicted in Fig. 1(c) allow to pinpoint 
the critical cryostat temperature of Tc ≈ 110 K for both 
positive and negative bias (see inset). The threshold voltage 
Vth corresponding to the onset of the MIT-based NDR 
increases with decreasing temperature, due to the higher 
power needed to heat up the CF up to the temperature range 
of 120-155 K. 
Multilevel resistive switching operations are then 
successfully performed at 1.5 K, as shown in Fig. 2(a). The 
multilevel SET process is achieved with current-controlled 
incremental switching where Iapplied goes from 0.8 mA to 
2.5 mA with a step of ΔISET = 0.1 mA. The multilevel RESET 
procedure is then conducted by voltage-controlled 
incremental switching with Vapplied comprised between -2.5 V 
 
FIG. 1. (a) Schematic cross-section view of the resistive memory studied. (b) Resistive switching cycles performed at 300 K (red lines) and 
1.5 K (blue lines). The top-left inset shows the forming process with a current compliance of Ic = 500 µA. The schematics in the bottom-right 
corner illustrate the crosspoint structure. (c) I-V curves for LRS in function of temperature in the range 220-1.5 K for positive bias. Negative 
bias measurements are shown in inset. A complete switching was performed at each temperature stage. The NDR effect associated to the MIT 
starts to appear at a critical cryostat temperature of Tc ≈ 110 K. 
         
and -5 V with a step of ΔVRESET = -0.25 V. This corresponds 
to a voltage Vmem across the device of -0.48 V and -1.61 V 
respectively. The values of differential conductance dI/dV 
measured at |VREAD| = 0.47 V visible in Fig. 2(a) range from 
335 µS to 1420 µS during the multilevel SET, then go from 
1337 µS to 470 µS during the multilevel RESET. The insets 
illustrate the I-V curves for the SET and RESET processes in 
semi-logarithmic scale centered on the NDR effects. One can 
notice a non-monotonic and partly inverse conduction 
evolution (ICE) in the IR with respect to the continuous 
conductance increase in the MR for both SET and RESET 
procedures. For the SET process, the high-resistance state 
(HRS) in the MR indeed corresponds to an intermediate-
resistance state (IRS) in the IR (point A), while an IRS in the 
MR corresponds to the LRS in the IR (point B). Regarding 
the RESET process, the LRS and HRS in the MR become 
respectively the HRS and LRS in the IR (points D and E).  
To better illustrate this behavior, Fig. 2(b) shows the 
differential conductance values in the IR and the MR 
measured at 0.2 V and 0.47 V respectively for each multilevel 
switching step. As previously mentioned for TiO2-based 
memory devices, the multilevel conductance evolution in the 
MR exhibits a continuous and gradual increase (decrease) 
during the SET (RESET) process. However, in the IR the 
conductance exhibits a non-monotonic evolution, where its 
value first increases from 10.3 µS up to 13.5 µS (points A and 
B), then decreases down to 8.6 µS revealing the ICE 
compared to the MR (point C), to finally increase again up to 
9.3 µS (point D). Regarding the RESET process, the 
conductance first decreases slightly down to ~9 µS, only to 
increase after the 8th RESET operation to reach 11.4 µS (point 
E). These observations indicate that for a reliable read and 
usage of the conductance state in the scope of cryogenic high-
density memory applications, the read voltage VREAD should 
be carefully chosen to be both in the MR and below the 
writing voltage VWRITE. 
In order to better understand the difference in the 
conductance evolution between the insulating and metallic 
regimes of the device, we perform a conduction mechanism 
analysis based on the I-V curves of the multilevel resistive 
switching at 1.5 K. Similarly to previous transport analysis 
conducted on TiO2-based devices at low temperature [25,30], 
we found that space charge limited current (SCLC) and trap-
assisted tunneling (TAT) are the dominant conduction 
mechanisms. Figure 3 shows the results of the ln(I) vs. ln(V) 
and ln(J) vs. 1/E plots, corresponding to the SCLC and TAT 
models respectively, where oxygen vacancies act as traps and 
whose current density is described as [31,32] 
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Here, ε0 is the vacuum permittivity, εr is the dielectric 
constant of the switching stack, μ is the electron mobility, θ 
is the ratio of free and shallow trapped charge, L is the 
thickness of the active stack, A is a constant, q is the electronic 
charge, m* is the effective mass of the electron in the oxide 
(∼9m0 for the electrons in TiO2 [33]), h is the Planck’s 
constant, E is the electric field and ΦT is the energy of the trap 
below the oxide conduction band minimum. The linear fits of 
the ln(I) vs. ln(V) plots of the multilevel SET and RESET 
processes depicted in Figs. 3(a) and 3(b) can be described by 
I ∝ Vm, where the index m is the slope of the fit. These results 
suggest that SCLC is dominant in all resistance states at low 
 
FIG. 2. (a) Multilevel SET and RESET processes at 1.5 K. Each 
color corresponds to a single switching operation. The black dotted 
lines represent the I-V curves for a full SET/RESET cycle. Insets 
show the I-V characteristics for SET and RESET processes centered 
on the NDR effects plotted in semi-logarithmic scale, highlighting 
the non-monotonic conductance evolution in the IR compared to the 
MR. (b) Differential conductance values as a function of the 
multilevel switching number, calculated at |VREAD| = 0.2 V (IR) and 
|VREAD| = 0.47 V (MR). The conductance evolution in the MR is 
notably more linear during the SET compared to the RESET, mostly 
due to the current-controlled approach. The number of conductance 
states achieved for SET and RESET are 20 and 12 respectively. 
Inverse conductance evolutions (ICE) in the IR with respect to the 
conductance evolution in the MR are highlighted in yellow for both 
SET and RESET. In both (a) and (b), circled letters A, B, C, D and 
E correspond to the different key resistance states in the IR. 
   
   
bias (i.e. insulating regime, see insets), but only in high-
resistance states at high bias (i.e. metallic regime). In the IR, 
the slope of m ≈ 2 indicates that the current level is controlled 
by the oxygen vacancies acting as traps (I ∝ V²). The slope of 
m ≈ 4 in the MR indicates that the conduction is governed by 
the power law I ∝ Vm, corresponding to the SCLC model 
where the traps are being filled. According to the ln(J) vs. 1/E 
plots for the MR shown in Figs. 3(c) and 3(d), the dominant 
transport mechanism gradually changes from trap-filling 
SCLC to TAT as the resistance state gradually change from 
HRS to LRS. This transition could be explained by the 
increase in length of the conductive filament during the 
multilevel switching, which seems to remain only partially 
formed even after the last SET process. As the gap between 
the tip of the CF and the bottom electrode closes, the trap-
controlled transport of the electrons is replaced by a single 
trap-assisted tunneling event.  Using the slope of the fits and 
the equation (2), trap energy barrier values of around 16 and 
21 meV were extracted for IRS and LRS respectively. These 
values are in agreement with previous studies on similar 
devices characterized at 1.5 K [25]. 
Following these experimental results, a current-controlled 
conduction model accounting for the MIT-based NDR effects 
and the different resistance states was employed in order to 
gain further insights into the ICE between the IR and MR. 
This model is based on a 2D analytical approach initially 
developed by Pickett et al. [19]. Figure 4(a) illustrates one 
half of the system considered, along with the corresponding 
equivalent circuit diagram. The system is composed of a 
cylindrically symmetric CF of length LCF and radius rCF, 
separated from the bottom electrode by a gap of length w. The 
MIT contribution to the model comes from the CF being 
considered as a two-phase channel made of a self-heating 
metallic core of radius rmet and resistivity ρmet, surrounded by 
an insulating shell of radius rins, resistivity ρins and thermal 
conductivity κ. The normalized radius of the CF can be 
defined as u = rmet/rCF. The current- and temperature-
dependant variation of u is described by 
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FIG. 3. Conduction mechanism analysis of the multilevel switching curves at 1.5 K. (a, b) ln(I) vs. ln(V) plots for the SET and RESET 
processes in the voltage range of the MR, with the insets showing the results in the voltage range of the IR. All curves in the IR can be linearly 
fitted with a slope of ~2, in agreement with the SCLC model. In the MR, only the higher resistance states show linear fits of slope ~4, which 
suggests a trap-filling SCLC regime. (c, d) TAT plots for the SET and RESET processes showing linear fits for the lower resistance states in 
the MR only. The extracted trap energy barrier values are given for the IRS and LRS. The colored symbols of the ln(J) vs. 1/E and ln(I) vs. 
ln(V) plots indicate when the transport behavior best follows the SCLC model (a, b) and the TAT model (c, d). 
where W0(x) is the zero‐branch Lambert W function, TMIT and 
Tc are the MIT and cryostat temperatures respectively and 
Imem is the imposed current inside the memristor [19]. The 
conduction mechanism inside the CF is considered to be 
ohmic, such as 
 
𝑉𝐶𝐹(𝐼𝑚𝑒𝑚 , 𝑢) = 𝑅𝐶𝐹(𝑢) ∙ 𝐼𝑚𝑒𝑚 = 𝐺𝐶𝐹(𝑢)
−1 ∙ 𝐼𝑚𝑒𝑚 (4) 
 
where VCF is the voltage across the CF and RCF is the total 
resistance of its two cylindrical phases. In this case, the 
conductance GCF(u) is described by 
 
𝐺𝐶𝐹(𝑢) =
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Based on the previous carrier transport analysis results, the 
gap of length w is considered as an oxygen vacancy-rich 
cylindrically symmetric suboxide of radius rCF, whose 
conduction behavior follows the SCLC model for all 
resistance states at low current (i.e. in the IR and just after the 
NDR effect). Using equation (1), the corresponding voltage 
Vsubox that depends on the gap w = Dmem – LCF is expressed by 
 
𝑉𝑠𝑢𝑏𝑜𝑥 = √
8𝐼𝑚𝑒𝑚(𝐷𝑚𝑒𝑚 − 𝐿𝐶𝐹)3
9𝜋𝑟𝐶𝐹 2𝜀0𝜀𝑟𝜇𝜃
. (6) 
 
As depicted in the equivalent circuit shown in Fig. 4(a), the 
total voltage Vmem seen by the switching stack during a 
current-controlled NDR is thus defined by 
Vmem = VCF + Vsubox. Figure 4(b) shows theoretical I-V curves 
calculated with the model compared to experimental data of 
multilevel SET operations exhibiting NDR effects at 1.5 K. 
The model successfully reproduce the overall behavior 
observed in Fig. 2, namely the non-monotonic conductance 
evolution in the IR and the continuous conductance increase 
in the MR. Best fitting physical and geometrical parameters 
are given in Table 1 [28,34,35]. The LCF and rCF values used 
 
FIG. 4. Analytical model accounting for the non-monotonic conductance evolution of the insulating regime. (a) Schematic representation of 
the model based on a variable geometry cylindrically symmetric CF, along with the corresponding equivalent electric diagram. (b) 
Experimental (symbols) vs. theoretical (lines) I-V curves at 1.5 K for 5 resistance state showing similar behavior: continuous conductance 
increase in the MR and non-monotonic conductance evolution in the IR. (c) Evolution of the length LCF and radius rCF of the CF as a function 
of the conductance state of the device, along with schematic representations of the CF geometry evolution. The slight shrinking and spreading 
of the CF is visible for the IRS1. Red dots represent oxygen vacancies. (d) Contributions of the CF (triangles) and the suboxide (open circles) 
to the normalized total voltage drop Vmem across the device in the insulating regime (red, Vmem = 0.25 V) and the metallic regime (blue, 
Vmem = 0.47 V). 
   
   
   
   
to fit the different resistance states are visible in Fig. 4(c). 
Additionally, the contributions of the CF and the suboxide to 
the normalized total voltage drop Vmem across the device are 
plotted in Fig. 4(d) for each resistance state. The data depicted 
in Figs. 4(c) and 4(d) suggest that difference in conductance 
evolution between the IR and the MR originates from the 
interplay between the geometry and the MIT-driven 
conduction state of the CF. Indeed, the initial conductance 
increase from HRS to IRS1 (points A and B in Fig. 2(b)) 
observable for both conduction regimes of the CF can be 
explained by an increase of its radius rCF, accompanied by a 
slight decrease of its length LCF. This behavior leads to an 
increase of the section S = πrCF² of the CF, resulting in an 
increase of the conductance of the device. After the IRS1, one 
can notice that the subsequent multilevel SET operations 
induce both an increase of LCF and a decrease of rCF. In the 
IR, the CF is the main contributor to the total voltage drop 
Vmem (see Fig. 4(d)) due to its insulating phase having a higher 
resistivity than the suboxide. Hence, the growth of the CF 
provokes a decrease in conductance in this case. However, 
the opposite behavior is observed in the MR, because of the 
highly conducting state of the CF in this regime, as illustrated 
by its negligible contribution to the voltage Vmem compared to 
the suboxide (Fig. 4(d)). 
The way LCF and rCF evolves during the multilevel 
switching stems from a competition between thermal- and 
field-activated effects [36] exacerbated at low temperature. 
The widening of the CF between HRS and IRS1 is the result 
of the strong self-heating-induced temperature gradient 
between the CF and the rest of the active junction at 1.5 K. 
This phenomenon activates the diffusion of the oxygen 
vacancies in the vicinity of the TE towards the center of the 
CF due to the Soret effect [37]. At such low voltage, this 
results in an increase of the CF radius in the absence of any 
field-induced drifting towards the BE. However, from IRS1, 
the increasingly high applied fields force the thermoactivated 
oxygen vacancies to drift, which leads to a rapid growth of 
the CF characterised by a decrease of rCF. From these 
elements, we can assume that the increase in conductance 
observed at the end of the SET procedure in the IR (points C 
and D in Fig. 2(b)) could be attributed to a new widening of 
the CF induced by the thermal- and field-assisted 
accumulation of oxygen vacancies. Similarly, the ICE 
observed during the multilevel RESET process is in 
agreement with the expected shrinking and widening of the 
CF.  
In conclusions, we report successful multilevel resistive 
switching of CMOS-compatible TiN/Al2O3/TiO2-x/Ti/TiN 
memory devices at 1.5 K, exhibiting a Joule-heating-induced 
MIT at a critical ambient temperature of 110 K. The 
conductance increase/decrease in the metallic regime is 
continuous and gradual, contrary to the insulating regime 
characterized by a non-monotonic conductance evolution. 
The carrier transport analysis shows that the main conduction 
mechanisms in the partially formed filament are SCLC and 
TAT, the latter being only dominant in the metallic regime 
for low-resistance states. These results represent direct 
observations of the interplay between the Joule-heating-
dependant conducting regimes and the geometry evolution of 
the filament, which are respectively impacted by the applied 
field range and the switching process. The implementation in 
an analytical model of the transport mechanisms, the MIT-
based NDR effects and the geometry-driven conductance 
states of the filament allows to calculate I-V characteristics 
with conductance evolution behaviors in good agreement 
with experimental measurements. This approach reveals both 
longitudinal and radial evolution dynamics of the conductive 
filament, resulting from a competition between the diffusion 
and drift phenomena of oxygen vacancies induced by the 
strong temperature gradient (Soret effect) and the 
increasingly high applied electric field respectively. Our 
study in cryogenic temperature conditions of multilevel 
resistive switching of TiO2-based devices exhibiting MIT 
sheds new light on the switching mechanism in oxide-based 
memories, while highlighting the potential of such highly 
scalable devices for on-chip cryogenic high-density memory.  
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